Abstract: An output capacitor-less low-dropout (OCL-LDO) regulator with a wide range of load currents is proposed in this study. The structure of the proposed regulator is based on the flipped-voltage-follower LDO regulator. The feedback loop of the proposed regulator consists of two stages. The second stage is turned on or off depending on the variation in the output load current. Hence, the regulator can retain a phase margin at a wide range of load currents. The proposed regulator exhibits a better regulation performance compared to the ones in previous studies. The test chip is fabricated using a 65-nm CMOS process.
Introduction
Power management of mobile devices and communication networks have been advancing with the growing number of mobile consumer electronics and Internet of Things (IoT) devices. To improve their power efficiency and battery life, multiple levels of engineering efforts have been conducted from system-level optimization [1] [2] [3] [4] to device-level power management such as dynamic voltage and frequency scaling [5] [6] [7] [8] . Digital systems and system-on-chip devices usually have multiple voltage domains that need to be adjusted reflecting dynamic variations of load conditions. As a result, there is a great demand of power management integrated circuits (PMICs) with a high energy efficiency and accuracy across wide load ranges.
A PMIC takes battery power as input and provides clean power to core blocks such as an application processor (AP). Generally, core blocks require multiple levels of power, therefore, the PMICs contain several low-dropout (LDO) regulators to provide them. Because analog LDO regulators are generally targeted for sensitive circuits, it is important to attain a high power supply rejection (PSR) and fast response while maintaining a high energy efficiency and sound stability. A popular method of retaining the loop stability of an LDO regulator is by connecting a large off-chip capacitor to the output node. As PMICs contain a large number of LDO regulators, the loss of PCB area due to multiple off-chip capacitors cannot be ignored, particularly in mobile applications that require a small form factor. To overcome this problem, output capacitor-less LDO (OCL-LDO) regulators have been studied. One of the previous studies on the OCL-LDO regulator is an ultra-fast load-transient LDO regulator [9] . However, it uses a 600-pF decoupling capacitor, which consumes a large silicon area and may not be suitable for mobile PMICs. A full on-chip LDO regulator was introduced by Milliken et al., but it has a low loop gain resulting in a low power supply rejection ratio (PSRR) [10] . An ultra-low-power OCL-LDO regulator proposed in Reference [11] shows the best performance.
However, its performance is susceptible to process variations. Flipped voltage follower (FVF) based LDO regulator designs have been developed [12] [13] [14] [15] . A basic FVF-based LDO regulator has a simple folded structure, but it exhibits poor regulation characteristics [12, 13] . In Reference [14] , a dynamic biasing technique was acquired to improve the poor regulation characteristics, but its loop gain and PSR characteristics still required improvements. In Reference [15] , the feedback loop of the LDO regulator has an additional second stage for a better PSR and regulation characteristics. However, it demands a minimum load current of 1-3 mA to maintain loop stability, thereby degrading the power efficiency under a light load condition. This study presents an FVF-based LDO regulator, which is stable even under a light load condition (0-1 mA).
This paper is organized as follows. The design challenges of conventional LDO regulators are described in Section 2. Section 3 presents the overall architecture of the proposed LDO with a detailed explanation of the implemented circuits. Section 4 shows the chip measurement results. Finally, Section 5 presents the conclusions.
Conventional LDO Regulators

Output Capacitor-Less LDO Regulator
Regulators can be classified as linear and switching regulators. Among these, linear regulators can supply clean power without noise, but they have a poor power efficiency due to a voltage drop (dropout voltage) in the variable resistor. The regulator structure that minimizes the dropout voltage is called an LDO regulator. Figure 1 shows the structure of a conventional LDO regulator. It takes input power at V IN and allows V OUT to provide clean output power. V OUT is designed to maintain a constant value through the negative feedback path consisting of an op-amp and a variable resistor R P . R OUT and C LOAD refer to the resistance and capacitance of the output stage, respectively. The variable resistor R P is implemented using a transistor called a power transistor. Because the feedback loop in Figure 1 is a system with at least two poles, frequency compensation is necessary for ensuring loop stability. In this case, a common method is to connect the output stage with the capacitor C OUT that has a large value in µF, so that the pole of the output is always dominant. Although this method can easily perform frequency compensation, there exists the disadvantage of PCB area loss due to C OUT . The LDO regulator introduced in Reference [9] succeeded in ensuring loop stability without external capacitors but used a 600-pF MIM capacitor to achieve a fast response. Although the PCB area was reduced successfully, a large amount of silicon area had to be used for the MIM capacitor, making it unsuitable for LDO regulators in mobile applications.
(FVF) based LDO regulator designs have been developed [12] [13] [14] [15] . A basic FVF-based LDO regulator has a simple folded structure, but it exhibits poor regulation characteristics [12, 13] . In Reference [14] , a dynamic biasing technique was acquired to improve the poor regulation characteristics, but its loop gain and PSR characteristics still required improvements. In Reference [15] , the feedback loop of the LDO regulator has an additional second stage for a better PSR and regulation characteristics. However, it demands a minimum load current of 1-3 mA to maintain loop stability, thereby degrading the power efficiency under a light load condition. This study presents an FVF-based LDO regulator, which is stable even under a light load condition (0-1 mA).
Conventional LDO Regulators
Output Capacitor-Less LDO Regulator
Regulators can be classified as linear and switching regulators. Among these, linear regulators can supply clean power without noise, but they have a poor power efficiency due to a voltage drop (dropout voltage) in the variable resistor. The regulator structure that minimizes the dropout voltage is called an LDO regulator. Figure 1 shows the structure of a conventional LDO regulator. It takes input power at VIN and allows VOUT to provide clean output power. VOUT is designed to maintain a constant value through the negative feedback path consisting of an op-amp and a variable resistor RP. ROUT and CLOAD refer to the resistance and capacitance of the output stage, respectively. The variable resistor RP is implemented using a transistor called a power transistor. Because the feedback loop in Figure 1 is a system with at least two poles, frequency compensation is necessary for ensuring loop stability. In this case, a common method is to connect the output stage with the capacitor COUT that has a large value in μF, so that the pole of the output is always dominant. Although this method can easily perform frequency compensation, there exists the disadvantage of PCB area loss due to COUT. The LDO regulator introduced in Reference [9] succeeded in ensuring loop stability without external capacitors but used a 600-pF MIM capacitor to achieve a fast response. Although the PCB area was reduced successfully, a large amount of silicon area had to be used for the MIM capacitor, making it unsuitable for LDO regulators in mobile applications. Figure 2 shows the basic structure of an FVF-based LDO regulator [12] . The regulator is composed of M P , the power transistor of the regulator, M C1 , which senses the output voltage and adjusts the gate voltage of M P through the negative feedback, and I BIAS1 , the current source. The biasing circuit on the right side determines V CTRL , the gate bias voltage of M C1 . The source voltage of M C2 is fixed at V REF by the negative feedback of the biasing circuit. As M C1 and M C2 have the same bias current (I BIAS1 = I BIAS2 ) and aspect ratio, they have the same source voltage. Therefore, in the steady state, V OUT is determined as follows:
VREF
FVF-Based LDO Regulator
If output current increases abruptly, V OUT will decrease momentarily. M C1 will detect this variation of V OUT and the voltage at node X, which is the gate voltage of the power transistor M P , decreases accordingly. That is, the current flowing through M P will increase and recover V OUT to its initial level. In contrast, if the output current decreases rapidly, the gate voltage of M P will increase and restrain V OUT from increasing. The output load capacitance of the output capacitor-less LDO is primarily attributed to the parasitic capacitance of the power lines and it is typically less than 50 pF. Because the output impedance of the FVF-based LDO regulator is reduced drastically by the loop gain of the regulator feedback path, this feedback pushes the pole created at the output node away from a unit gain frequency of the regulator. As a result, the dominant pole is determined by the gate capacitance of the power transistor M P , not by the output load parasitic capacitor. Figure 2 shows the basic structure of an FVF-based LDO regulator [12] . The regulator is composed of MP, the power transistor of the regulator, MC1, which senses the output voltage and adjusts the gate voltage of MP through the negative feedback, and IBIAS1, the current source. The biasing circuit on the right side determines VCTRL, the gate bias voltage of MC1. The source voltage of MC2 is fixed at VREF by the negative feedback of the biasing circuit. As MC1 and MC2 have the same bias current (IBIAS1 = IBIAS2) and aspect ratio, they have the same source voltage. Therefore, in the steady state, VOUT is determined as follows:
If output current increases abruptly, VOUT will decrease momentarily. MC1 will detect this variation of VOUT and the voltage at node X, which is the gate voltage of the power transistor MP, decreases accordingly. That is, the current flowing through MP will increase and recover VOUT to its initial level. In contrast, if the output current decreases rapidly, the gate voltage of MP will increase and restrain VOUT from increasing. The output load capacitance of the output capacitor-less LDO is primarily attributed to the parasitic capacitance of the power lines and it is typically less than 50 pF. Because the output impedance of the FVF-based LDO regulator is reduced drastically by the loop gain of the regulator feedback path, this feedback pushes the pole created at the output node away from a unit gain frequency of the regulator. As a result, the dominant pole is determined by the gate capacitance of the power transistor MP, not by the output load parasitic capacitor. 
Voltage Spike Detection of FVF-Based LDO Regulator
A major disadvantage of the FVF-based LDO regulator is its poor load regulation characteristics. To overcome this, Milliken et al. [9] used a very large bias current (6 mA) to achieve the maximum bandwidth of the regulator. However, this technique is not applicable in mobile applications using limited battery power. Or et al. [14] proposed a dynamic bias method that drives the circuit with a minimum operating current with a maximum operating current only when a high driving current is required. The waveform of the relationship between output current and quiescent current is shown in Figure 3 . 
A major disadvantage of the FVF-based LDO regulator is its poor load regulation characteristics. To overcome this, Milliken et al. [9] used a very large bias current (6 mA) to achieve the maximum bandwidth of the regulator. However, this technique is not applicable in mobile applications using limited battery power. Or et al. [14] proposed a dynamic bias method that drives the circuit with a minimum operating current with a maximum operating current only when a high driving current is required. The waveform of the relationship between output current and quiescent current is shown in Figure 3 . Figure 4 shows the structure and operating waveform of the voltage spike detecting current mirror [14] . A sudden change in the amount of current flowing through the output stage results in an abrupt change of the output voltage (emulated with a pulse voltage source in Figure 4 ). During this, only the high frequency component of the output voltage variation passes through C1 and affects node X leading to a rise in its voltage. Afterwards, the node X voltage is gradually recovered to the original value due to the R-C time constant of node X. Because the voltage at node X is the gatesource voltage of M2, the bias current (IBIAS) instantaneously increases, as shown in Figure 4 and then returns to its original value. Figure 5 shows a structure that combines a FVF-based LDO regulator with a current mirror that detects voltage spikes. CPAR refers to the gate-stage parasitic capacitance of power transistor MP. To respond to abrupt voltage changes at the output stage, it is necessary to rapidly charge or discharge the CPAR. When a voltage overshoot occurs in the output stage, the CPAR can be charged quickly through the overshoot detection circuit consisting of MUP1,2,3, CUP, and RUP as shown in Figure 5a . Conversely, as shown in Figure 5b , when an undershoot occurs, the CPAR gets discharged fast through the MDN3 which is triggered by the undershoot detection circuit consisting of MDN1,2,3, CDN, and RDN. The bandwidth of the overshoot detection circuit can be adjusted by changing the RDN/UP and CDN/UP values. Owing to a fast loop response, this structure can respond faster to sudden VOUT changes than Figure 4 shows the structure and operating waveform of the voltage spike detecting current mirror [14] . A sudden change in the amount of current flowing through the output stage results in an abrupt change of the output voltage (emulated with a pulse voltage source in Figure 4 ). During this, only the high frequency component of the output voltage variation passes through C 1 and affects node X leading to a rise in its voltage. Afterwards, the node X voltage is gradually recovered to the original value due to the R-C time constant of node X. Because the voltage at node X is the gate-source voltage of M 2 , the bias current (I BIAS ) instantaneously increases, as shown in Figure 4 and then returns to its original value. Figure 4 shows the structure and operating waveform of the voltage spike detecting current mirror [14] . A sudden change in the amount of current flowing through the output stage results in an abrupt change of the output voltage (emulated with a pulse voltage source in Figure 4 ). During this, only the high frequency component of the output voltage variation passes through C1 and affects node X leading to a rise in its voltage. Afterwards, the node X voltage is gradually recovered to the original value due to the R-C time constant of node X. Because the voltage at node X is the gatesource voltage of M2, the bias current (IBIAS) instantaneously increases, as shown in Figure 4 and then returns to its original value. Figure 5 shows a structure that combines a FVF-based LDO regulator with a current mirror that detects voltage spikes. CPAR refers to the gate-stage parasitic capacitance of power transistor MP. To respond to abrupt voltage changes at the output stage, it is necessary to rapidly charge or discharge the CPAR. When a voltage overshoot occurs in the output stage, the CPAR can be charged quickly through the overshoot detection circuit consisting of MUP1,2,3, CUP, and RUP as shown in Figure 5a . Conversely, as shown in Figure 5b , when an undershoot occurs, the CPAR gets discharged fast through the MDN3 which is triggered by the undershoot detection circuit consisting of MDN1,2,3, CDN, and RDN. The bandwidth of the overshoot detection circuit can be adjusted by changing the RDN/UP and CDN/UP values. Owing to a fast loop response, this structure can respond faster to sudden VOUT changes than Figure 5 shows a structure that combines a FVF-based LDO regulator with a current mirror that detects voltage spikes. C PAR refers to the gate-stage parasitic capacitance of power transistor M P . To respond to abrupt voltage changes at the output stage, it is necessary to rapidly charge or discharge the C PAR . When a voltage overshoot occurs in the output stage, the C PAR can be charged quickly through the overshoot detection circuit consisting of M UP1,2,3 , C UP , and R UP as shown in Figure 5a . Conversely, as shown in Figure 5b , when an undershoot occurs, the C PAR gets discharged fast through the M DN3 which is triggered by the undershoot detection circuit consisting of M DN1,2,3 , C DN , and R DN . The bandwidth of the overshoot detection circuit can be adjusted by changing the R DN/UP and C DN/UP values. Owing to a fast loop response, this structure can respond faster to sudden V OUT changes than a conventional FVF-based LDO regulator. However, because the main loop of the regulator is composed of only one stage, the loop gain is too small to achieve a sufficient PSRR.
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Loop-Gain-Enhanced FVF-Based LDO Regulator
Comparing to the conventional FVF-based LDO regulator, the circuit in Figure 6 has an additional stage to increase the loop gain. However, as the number of stages increases, the frequency compensation of the loop becomes complicated. Similar to the voltage spike detection regulator described earlier, this architecture also uses a dynamic bias current source. CM in Figure 6 serves as a Miller capacitor for frequency compensation and it detects the undershoot voltage at the output stage and discharges the gate capacitor of MP through MDISC. On the other hand, C1 senses the overshoot of VOUT and allows a large amount of current to flow to the gate capacitor of MP through MC. Adding this second stage increases the loop gain, which improves regulator performance such as the load and line regulation and PSRR. However, the disadvantage of this regulator is that a certain amount of output current must always flow through the output stage to ensure loop stability. According to a study [15] , this minimum driving current should be at least a few milliamperes in a 90-nm process. As a result, although the regulation characteristics are improved through the loop gain enhancement and frequency compensation, the power efficiency in a low-power state still needs to be improved. 
Comparing to the conventional FVF-based LDO regulator, the circuit in Figure 6 has an additional stage to increase the loop gain. However, as the number of stages increases, the frequency compensation of the loop becomes complicated. Similar to the voltage spike detection regulator described earlier, this architecture also uses a dynamic bias current source. C M in Figure 6 serves as a Miller capacitor for frequency compensation and it detects the undershoot voltage at the output stage and discharges the gate capacitor of M P through M DISC . On the other hand, C 1 senses the overshoot of V OUT and allows a large amount of current to flow to the gate capacitor of M P through M C . Adding this second stage increases the loop gain, which improves regulator performance such as the load and line regulation and PSRR. However, the disadvantage of this regulator is that a certain amount of output current must always flow through the output stage to ensure loop stability. According to a study [15] , this minimum driving current should be at least a few milliamperes in a 90-nm process. As a result, although the regulation characteristics are improved through the loop gain enhancement and frequency compensation, the power efficiency in a low-power state still needs to be improved. Figure 7a shows a full schematic representation of the enhanced loop gain FVF-based LDO regulator [15] originated from a basic FVF-based LDO regulator [12] . When compared with the basic regulator [12] , the enhanced loop gain regulator has an additional second gain stage to boost the total loop gain of the regulator. However, this LDO regulator requires a certain amount of load current to achieve loop stability. If the regulator is under a light load condition, a complex pole is generated, degrading the stability of the loop and causing a long settling behavior. Figure 7b shows a full schematic representation of the proposed LDO regulator. The main idea of this regulator is that its operating mode is altered based on the level of the load current. If the load current is low, the regulator operates as a basic FVF-based LDO regulator [12] . However, if the load current is increased, the proposed regulator operates as an enhanced loop gain FVF-based LDO regulator [15] . As shown in Figure 7b , the proposed regulator mainly comprises a simple folded FVF as its first stage, a common-source structure as its second stage, a main power transistor (MMAIN), and a subsidiary power transistor (MSUB). In this circuit, the second stage and MMAIN are adaptively turned on or off depending on the output load current. Figure 7a shows a full schematic representation of the enhanced loop gain FVF-based LDO regulator [15] originated from a basic FVF-based LDO regulator [12] . When compared with the basic regulator [12] , the enhanced loop gain regulator has an additional second gain stage to boost the total loop gain of the regulator. However, this LDO regulator requires a certain amount of load current to achieve loop stability. If the regulator is under a light load condition, a complex pole is generated, degrading the stability of the loop and causing a long settling behavior. Figure 7b shows a full schematic representation of the proposed LDO regulator. The main idea of this regulator is that its operating mode is altered based on the level of the load current. If the load current is low, the regulator operates as a basic FVF-based LDO regulator [12] . However, if the load current is increased, the proposed regulator operates as an enhanced loop gain FVF-based LDO regulator [15] . As shown in Figure 7b , the proposed regulator mainly comprises a simple folded FVF as its first stage, a common-source structure as its second stage, a main power transistor (M MAIN ), and a subsidiary power transistor (M SUB ). In this circuit, the second stage and M MAIN are adaptively turned on or off depending on the output load current. Figure 7a shows a full schematic representation of the enhanced loop gain FVF-based LDO regulator [15] originated from a basic FVF-based LDO regulator [12] . When compared with the basic regulator [12] , the enhanced loop gain regulator has an additional second gain stage to boost the total loop gain of the regulator. However, this LDO regulator requires a certain amount of load current to achieve loop stability. If the regulator is under a light load condition, a complex pole is generated, degrading the stability of the loop and causing a long settling behavior. Figure 7b shows a full schematic representation of the proposed LDO regulator. The main idea of this regulator is that its operating mode is altered based on the level of the load current. If the load current is low, the regulator operates as a basic FVF-based LDO regulator [12] . However, if the load current is increased, the proposed regulator operates as an enhanced loop gain FVF-based LDO regulator [15] . As shown in Figure 7b , the proposed regulator mainly comprises a simple folded FVF as its first stage, a common-source structure as its second stage, a main power transistor (MMAIN), and a subsidiary power transistor (MSUB). In this circuit, the second stage and MMAIN are adaptively turned on or off depending on the output load current. The operating mechanism of the proposed regulator is illustrated in Figure 8 . Figure 8a shows the case where the load current reduces to less than 1 mA. It should be noted that this light load condition is not easily supported by the regulator in Reference [15] . In the proposed regulator, the gate voltage of MSUB is reduced by the first stage and MSUB is weakly turned on. MSUB is designed to have a small size (144 μm/0.06 μm), yet it can afford to drive the current under a light load condition. However, the second stage is almost turned off when the load current is extremely low. Even if the second stage is weakly turned on, the response of MMAIN is much slower than that of MSUB. In other words, when the regulator is under a light load condition, we can consider that only MSUB is turned on while the second stage and MMAIN are turned off. The proposed regulator operates like a basic FVFbased LDO regulator.
Proposed LDO Regulator
If the load current of the regulator is increased, the voltage level of node X (the gate of MSUB) is further reduced. Therefore, the second stage is turned on and it adds a considerable gain as M1 enters the saturation region. Under a heavy load condition, the first stage, second stage, MMAIN, and MSUB are fully turned on. However, the driving current of MSUB is one-tenth of that of MMAIN. Therefore, the effect of MSUB can be ignored as in Figure 8b . Consequently, under a heavy load condition, the proposed regulator operates as an enhanced loop gain FVF-based LDO regulator [15] . Moreover, it switches its operating mode depending on the amount of output load current. Hence, it can achieve stability even if the output load current is extremely low.
The proposed regulator is not a push-pull regulator. Therefore, it is difficult to recover the overshoot voltage at the output node. In this proposed circuit, an overshoot tailing reduction filter is introduced to prevent the output tailing voltage. The drain of MTAIL is connected to the output node and the gate voltage of MMAIN is filtered once and then connected to the gate node of MTAIL. When the output current is switched from a heavy to a light load, a high pass filter, which consists of RF and CF, detects the gate voltage of MMAIN and it momentarily increases the discharging current flowing through MTAIL. As a result, the output overshoot voltage is suppressed. The operating mechanism of the proposed regulator is illustrated in Figure 8 . Figure 8a shows the case where the load current reduces to less than 1 mA. It should be noted that this light load condition is not easily supported by the regulator in Reference [15] . In the proposed regulator, the gate voltage of M SUB is reduced by the first stage and M SUB is weakly turned on. M SUB is designed to have a small size (144 µm/0.06 µm), yet it can afford to drive the current under a light load condition. However, the second stage is almost turned off when the load current is extremely low. Even if the second stage is weakly turned on, the response of M MAIN is much slower than that of M SUB . In other words, when the regulator is under a light load condition, we can consider that only M SUB is turned on while the second stage and M MAIN are turned off. The proposed regulator operates like a basic FVF-based LDO regulator.
If the load current of the regulator is increased, the voltage level of node X (the gate of M SUB ) is further reduced. Therefore, the second stage is turned on and it adds a considerable gain as M 1 enters the saturation region. Under a heavy load condition, the first stage, second stage, M MAIN , and M SUB are fully turned on. However, the driving current of M SUB is one-tenth of that of M MAIN . Therefore, the effect of M SUB can be ignored as in Figure 8b . Consequently, under a heavy load condition, the proposed regulator operates as an enhanced loop gain FVF-based LDO regulator [15] . Moreover, it switches its operating mode depending on the amount of output load current. Hence, it can achieve stability even if the output load current is extremely low.
The proposed regulator is not a push-pull regulator. Therefore, it is difficult to recover the overshoot voltage at the output node. In this proposed circuit, an overshoot tailing reduction filter is introduced to prevent the output tailing voltage. The drain of M TAIL is connected to the output node and the gate voltage of M MAIN is filtered once and then connected to the gate node of M TAIL . When the output current is switched from a heavy to a light load, a high pass filter, which consists of R F and C F , detects the gate voltage of M MAIN and it momentarily increases the discharging current flowing through M TAIL . As a result, the output overshoot voltage is suppressed. Figures 10 and 11 show how the internal nodes of the proposed and conventional FVF-based LDO regulators behave while the load conditions abruptly change. Figure 10a shows the simulated voltage waveforms of the two important nodes of a conventional FVF-based LDO regulator: VOUT (the output node of the LDO regulator) and VMP_G (the gate node of the power transistor, MP in Figure 5 ). When the load current is changed from 0 to 100 mA, VOUT drops first, but it is finally recovered to the initial voltage owing to the negative feedback circuit described in Figure 5 . That is, VOUT rises again to the desired target as the gate voltage of the power transistor drops with approximately 487-ns delay. This delay is significantly shortened by inserting an additional stage in the proposed LDO regulator. Figure 10b shows the simulated waveforms of the proposed LDO regulator's internal nodes: VOUT, V1ST_OUT (the output of the 1st stage), and VMAIN_G (the output of 2nd stage). When the load current is changed from light to heavy, V1ST_OUT and VMAIN_G ramps down approximately 1.8 times faster than VMP_G of the conventional FVF-based LDO regulator and achieving 1.8 times smaller undershoot.
The simulation results in Figure 11 explain how the overshoot voltage is further suppressed by the overshoot tailing reduction filter. When the load current changes from 100 to 0 mA, VOUT is instantaneously increased. Almost simultaneously, VTAIL_G (the gate node of MTAIL in Figure 7b ) also ramps up because of the coupling through the overshoot tailing filter and it momentarily increases the discharging current flowing through MTAIL. As a result, the output overshoot voltage is suppressed effectively and the duration of overshoot is reduced by approximately 3.5 times. Figures 10 and 11 show how the internal nodes of the proposed and conventional FVF-based LDO regulators behave while the load conditions abruptly change. Figure 10a shows the simulated voltage waveforms of the two important nodes of a conventional FVF-based LDO regulator: V OUT (the output node of the LDO regulator) and V MP_G (the gate node of the power transistor, M P in Figure 5 ). When the load current is changed from 0 to 100 mA, V OUT drops first, but it is finally recovered to the initial voltage owing to the negative feedback circuit described in Figure 5 . That is, V OUT rises again to the desired target as the gate voltage of the power transistor drops with approximately 487-ns delay. This delay is significantly shortened by inserting an additional stage in the proposed LDO regulator. Figure 10b shows the simulated waveforms of the proposed LDO regulator's internal nodes: V OUT , V 1ST_OUT (the output of the 1st stage), and V MAIN_G (the output of 2nd stage). When the load current is changed from light to heavy, V 1ST_OUT and V MAIN_G ramps down approximately 1.8 times faster than V MP_G of the conventional FVF-based LDO regulator and achieving 1.8 times smaller undershoot.
The simulation results in Figure 11 explain how the overshoot voltage is further suppressed by the overshoot tailing reduction filter. When the load current changes from 100 to 0 mA, V OUT is instantaneously increased. Almost simultaneously, V TAIL_G (the gate node of M TAIL in Figure 7b ) also ramps up because of the coupling through the overshoot tailing filter and it momentarily increases the discharging current flowing through M TAIL . As a result, the output overshoot voltage is suppressed effectively and the duration of overshoot is reduced by approximately 3.5 times. Figures 10 and 11 show how the internal nodes of the proposed and conventional FVF-based LDO regulators behave while the load conditions abruptly change. Figure 10a shows the simulated voltage waveforms of the two important nodes of a conventional FVF-based LDO regulator: VOUT (the output node of the LDO regulator) and VMP_G (the gate node of the power transistor, MP in Figure 5 ). When the load current is changed from 0 to 100 mA, VOUT drops first, but it is finally recovered to the initial voltage owing to the negative feedback circuit described in Figure 5 . That is, VOUT rises again to the desired target as the gate voltage of the power transistor drops with approximately 487-ns delay. This delay is significantly shortened by inserting an additional stage in the proposed LDO regulator. Figure 10b shows the simulated waveforms of the proposed LDO regulator's internal nodes: VOUT, V1ST_OUT (the output of the 1st stage), and VMAIN_G (the output of 2nd stage). When the load current is changed from light to heavy, V1ST_OUT and VMAIN_G ramps down approximately 1.8 times faster than VMP_G of the conventional FVF-based LDO regulator and achieving 1.8 times smaller undershoot.
The simulation results in Figure 11 explain how the overshoot voltage is further suppressed by the overshoot tailing reduction filter. When the load current changes from 100 to 0 mA, VOUT is instantaneously increased. Almost simultaneously, VTAIL_G (the gate node of MTAIL in Figure 7b ) also ramps up because of the coupling through the overshoot tailing filter and it momentarily increases the discharging current flowing through MTAIL. As a result, the output overshoot voltage is suppressed effectively and the duration of overshoot is reduced by approximately 3.5 times. 
Measurement Results and Comparison
The proposed OCL-LDO regulator was fabricated using a 65-nm CMOS process. The chip micrograph is shown in Figure 12 . Because of the metal filling in the process, it is difficult to distinguish the active area of the LDO in the micrograph. Therefore, we superimposed the layout with the micrograph. The LDO block occupies only 0.027 mm 2 (270 μm × 100 μm). The additional blocks such as the 2nd gain stage and the overshoot tailing reduction filter occupy approximately 10% of the total area. The waveform at the top shows the output voltage when the load current is changed from 0 to 100 mA and vice versa. The waveform at the bottom shows an enlarged image of the undershoot and overshoot that occur when the load current is changed from 0 to 100 mA and 100 to 0 mA, respectively. The target output voltage of the proposed LDO regulator is 1 V. The measured output voltage is 1 V ± 18 mV. The maximum undershoot and overshoot voltages are 228 and 112 mV, respectively. In [15] , the overshoot time delay of the LDO regulator based on the enhanced loop gain is approximately 5 μs, whereas, in the proposed LDO regulator, the overshoot tailing reduction filter (Figure 7b ) reduces the overshoot time delay to approximately 1.5 μs.
In Table 1 , the performance of the proposed LDO regulator is compared with that of the previous capacitor-less LDO regulators. First, the proposed LDO has a wider range of load current, from 0 mA to 100 mA, whereas References [12, 16] have a limited range of less than 50 mA and Reference [15] does not support ultra-light load conditions. The proposed LDO regulator is also competitive in terms of the quiescent current, response time, settling time, PSR, and load regulation capability. 
The proposed OCL-LDO regulator was fabricated using a 65-nm CMOS process. The chip micrograph is shown in Figure 12 . Because of the metal filling in the process, it is difficult to distinguish the active area of the LDO in the micrograph. Therefore, we superimposed the layout with the micrograph. The LDO block occupies only 0.027 mm 2 (270 µm × 100 µm). The additional blocks such as the 2nd gain stage and the overshoot tailing reduction filter occupy approximately 10% of the total area. 
In Table 1 , the performance of the proposed LDO regulator is compared with that of the previous capacitor-less LDO regulators. First, the proposed LDO has a wider range of load current, from 0 mA to 100 mA, whereas References [12, 16] have a limited range of less than 50 mA and Reference [15] does not support ultra-light load conditions. The proposed LDO regulator is also competitive in terms of the quiescent current, response time, settling time, PSR, and load regulation capability. The waveform at the top shows the output voltage when the load current is changed from 0 to 100 mA and vice versa. The waveform at the bottom shows an enlarged image of the undershoot and overshoot that occur when the load current is changed from 0 to 100 mA and 100 to 0 mA, respectively. The target output voltage of the proposed LDO regulator is 1 V. The measured output voltage is 1 V ± 18 mV. The maximum undershoot and overshoot voltages are 228 and 112 mV, respectively. In [15] , the overshoot time delay of the LDO regulator based on the enhanced loop gain is approximately 5 µs, whereas, in the proposed LDO regulator, the overshoot tailing reduction filter (Figure 7b ) reduces the overshoot time delay to approximately 1.5 µs.
Conclusions
We proposed a 65 nm CMOS OCL-LDO regulator, which is stable even under a light load condition. Under a heavy load condition, this regulator operates as an enhanced loop gain FVF-based LDO regulator. However, under the light load condition, the second stage is turned off and the proposed regulator operates as a basic FVF-based LDO regulator. As a result, the proposed regulator can achieve a full-range stability from 0 to 100 mA. Furthermore, the overshoot tailing reduction filter 
We proposed a 65 nm CMOS OCL-LDO regulator, which is stable even under a light load condition. Under a heavy load condition, this regulator operates as an enhanced loop gain FVF-based LDO regulator. However, under the light load condition, the second stage is turned off and the proposed regulator operates as a basic FVF-based LDO regulator. As a result, the proposed regulator can achieve a full-range stability from 0 to 100 mA. Furthermore, the overshoot tailing reduction filter helps the regulator to achieve a better transient response. Compared to the previous literature, the proposed LDO regulator supports a wider range of load current and has a better transient regulation performance. 
Conflicts of Interest:
The authors declare no conflicts of interest.
